Instruction-based system-level power evaluation of system-on-a-chip peripheral coresSystem-Level Exploration for Pareto-Optimal
