Designing VLSI network nodes to reduce memory traffic in a shared memory parallel computer," Ultracomputer Note #125
