A scalable register file architecture for dynamically scheduled processorsDesign and Implementation of a 100 MHz Reorder BufferPerformance Issues of a Superscalar Microprocessor
