Design of a Cell Library for Formal High-level SynthesisFormal synthesis of VLSI layouts from algorithmic specifications
