An efficient test relaxation technique for synchronous sequential circuitsOn efficient extraction of partially specified test sets for synchronous sequential circuits
