Formal specification and simulation of instruction-level parallelismFunctional specification and simulation of instruction set architectures