Efficient interconnects for clustered microarchitecturesReducing Wire Delay Penalty Through Value Prediction
